



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS P.O. Box 1450 Alexandria, Vigninia 22313-1450 www.rspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	-ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/588,508	06/06/2000	Guy Lynn Guthrie	. AT9-99-505	8141	
7:	590 05/08/2003				
BRACEWELL & PATTERSON LLP PO BOX 969 AUSTIN, TX 78767-0969			EXAM	EXAMINER	
			LI, AIMEE J		
		•	ART UNIT	PAPER NUMBER	
			2183	2	
			DATE MAILED: 05/08/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

Sol .

					_ \ /
Į ,,		Application N .	, A	pplicant(s)	09/
Office Action Summary		09/588,508	G	UTHRIE ET AL.	
		Examiner	A	rt Unit	
		Aimee J Li	l l	183	
Period for	The MAILING DATE of this communication ap	pears on the cover	sheet with the corr	espondence addre	lss
THE MA - Extensi after SI - If the pe - If NO pe - Failure - Any rep	RTENED STATUTORY PERIOD FOR REPI AILING DATE OF THIS COMMUNICATION. ons of time may be available under the provisions of 37 CFR 1. X (6) MONTHS from the mailing date of this communication. eriod for reply specified above is less than thirty (30) days, a re- eriod for reply is specified above, the maximum statutory period to reply within the set or extended period for reply will, by statu- oly received by the Office later than three months after the mailing patent term adjustment. See 37 CFR 1.704(b).		ver, may a reply be timely mum of thirty (30) days wil IX (6) MONTHS from the become ABANDONED (3	filed I be considered timely. mailing date of this comm	nunication.
1) 🛛	Responsive to communication(s) filed on <u>06</u>	June 2000 and 30	July 2002		
		his action is non-fir			· \
3)	Since this application is in condition for allow closed in accordance with the practice under n of Claims	vance except for for	mal matters, prose	ecution as to the n O.G. 213.	nerits is
4)⊠ C	claim(s) 1-11 is/are pending in the applicatio	n.			
48	a) Of the above claim(s) is/are withdra	awn from considera	tion.		
	claim(s) is/are allowed.				
6)⊠ C	claim(s) <u>1-11</u> is/are rejected.				
	Claim(s) is/are objected to.				
8) 🗌 C	claim(s) are subject to restriction and/	or election requiren	nent.		
Application		·			
9)□ T⊦	ne specification is objected to by the Examino	er.	*		
10)□ Th	ne drawing(s) filed on is/are: a)□ acce	epted or b) objecte	d to by the Examin	er.	
	Applicant may not request that any objection to the			• •	
11) 🗌 Th	ne proposed drawing correction filed on	_ is: a)∏ approve	d b)□ disapproved	by the Examiner.	
	If approved, corrected drawings are required in re	eply to this Office acti	on.		
12) Th	e oath or declaration is objected to by the E	xaminer.			
Priority un	der 35 U.S.C. §§ 119 and 120				
13) 🗌 A	cknowledgment is made of a claim for foreig	n priority under 35	U.S.C. § 119(a)-(d	l) or (f).	
a)[All b) Some * c) None of:				
1.	. Certified copies of the priority documen	ts have been recei	ved.		
2.	. Certified copies of the priority documen	ts have been recei	ved in Application	No	
	Copies of the certified copies of the price application from the International But the attached detailed Office action for a list	ureau (PCT Rule 1	7.2(a)).	n this National Sta	ge
14)∐ Acl	knowledgment is made of a claim for domest	tic priority under 35	U.S.C. § 119(e) (t	o a provisional ap	plication).
a) [☐ The translation of the foreign language pr knowledgment is made of a claim for domes	ovisional applicatio	n has been receive	ed.	,
<u></u>	of References Cited (PTO-892)	1 \ □	Interview Summer (D)	O 412) Bener Ne/s)	
2) Notice of 3) Information	of Draftsperson's Patent Drawing Review (PTO-948) tion Disclosure Statement(s) (PTO-1449) Paper No(s) _	5) 🔲 :	Interview Summary (PT Notice of Informal Pate Other:		
J.S. Patent and Trade PTO-326 (Rev. (ction Summary	P	art of Paper No. 3	

Application/Control Number: 09/588,508

Art Unit: 2183

DETAILED ACTION

1. Claims 1-11 have been considered.

Papers Submitted

2. It is hereby acknowledged that the following papers have been received and placed of record in the file: Revocation Power of Attorney and Address change as received on 30 July 2002.

Specification

3. The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 5. Claims 1-2, 5-6, and 9 are rejected under 35 U.S.C. 102(e) as being taught by Morris et al., U.S. Patent Number 6,079,012 (herein referred to as Morris).
- 6. Referring to claim 1, Morris has taught a data processing system comprising:
 - a. An interconnect (Morris Abstract; column 1, lines 15-21; columns 3-4, lines 65-27; column 8, lines 1-12 and 52-58; Figure 9; and Figure 10);

- b. A processor that processes memory access requests in program order (Morris Abstract; column 1, lines 15-21; columns 3-4, lines 65-27; column 8, lines 1-12 and 52-58; Figure 9; and Figure 10);
- c. A memory system coupled to said processor which supports memory access requests in a weakly consistent order (Morris Abstract; column 1, lines 15-21; columns 3-4, lines 65-27; column 8, lines 1-12 and 52-58; Figure 9; and Figure 10); and
- d. A controller that issues said memory access requests to said memory system and places a barrier operation on said interconnect in response to each memory access request issued (Morris Abstract; column 1, lines 15-21; columns 3-4, lines 65-27; columns 6-7, lines 60-67; columns 8-9, lines 1-18; and Figures 8-10). In regards to Morris, the control signal prevents more instructions from executing, similar to a barrier operation.
- 7. Referring to claims 2 and 6, Morris has taught wherein said controller includes means for creating said barrier operations (Morris Abstract; columns 3-4, lines 65-27; columns 6-7, lines 60-67; columns 8-9, lines 1-18; and Figure 8).
- 8. Referring to claim 5, Morris has taught a processor comprising:
 - a. An instruction sequencing unit (ISU) that receives memory access instructions in program order (Morris Abstract; column 1, lines 15-21; columns 3-4, lines 65-27; columns 6-7, lines 60-67; columns 8-9, lines 1-18; and Figures 8-10);
 - b. A load store unit (LSU) including a controller that issues memory access requests associated with said memory access instructions to an interconnect and places a

barrier operation on said interconnect in response to each memory access request issued (Morris Abstract; column 1, lines 15-21; columns 3-4, lines 65-27; columns 6-7, lines 60-67; columns 8-9, lines 1-18; and Figures 8-10).

- 9. Referring to claim 9, Morris has taught a method of processing instructions in a data processing system, said method comprising the steps of:
 - a. Receiving an instruction sequence at a processor in program order, said instruction sequence including a memory access instruction (Morris Abstract; column 1, lines 15-21; columns 3-4, lines 65-27; column 8, lines 1-12 and 52-58; Figure 9; and Figure 10);
 - b. In response to receipt of said memory access instruction, creating a memory access request and a barrier operation (Morris Abstract; column 1, lines 15-21; columns 3-4, lines 65-27; columns 6-7, lines 60-67; columns 8-9, lines 1-18; and Figures 8-10);
 - c. Placing said barrier operation on an interconnect after said memory access request is issued to a memory system (Morris Abstract; column 1, lines 15-21; columns 3-4, lines 65-27; columns 6-7, lines 60-67; columns 8-9, lines 1-18; and Figures 8-10); and
 - d. Upon completion of said barrier operation, completing said memory access request in program order (Morris Abstract; column 1, lines 15-21; columns 3-4, lines 65-27; columns 6-7, lines 60-67; columns 8-9, lines 1-18; and Figures 8-10).

Claim Rejections - 35 USC § 103

- 10. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 11. Claims 3-4, 7-8, and 10-11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Morris et al., U.S. Patent Number 6,079,012 (herein referred to as Morris) as applied to claims 1, 5, and 9 above, in view of Karp et al., U.S. Patent Number 6,321,328 (herein referred to as Karp).
- 12. Referring to claims 3-4, 7-8, and 10-11, Morris has not explicitly taught
 - a. Wherein said controller includes means for speculatively issuing load requests to said memory system while a barrier operation is pending (Applicant's claims 3 and 7).
 - b. Wherein said controller includes means for allowing data returned by a speculatively issued load request to be utilized by said processor only when an acknowledgment is received from all barrier operations pending when said load was issued (Applicant's claims 4 and 8).
 - c. Wherein said memory access request is a load request and further including the step of speculatively issuing said load request while a barrier operation is pending (Applicant's claim 10)
 - d. The step of forwarding data returned by said speculatively issued load request to a register or execution unit of said processor, when an acknowledgment is received for said barrier operation (Applicant's claim 11).

- 13. However, Morris has taught executing some instructions out-of-order to improve processor performance (Morris column 1, lines 22-37 and columns 3-4, lines 65-27). Karp has explicitly taught:
 - a. Wherein said controller includes means for speculatively issuing load requests to said memory system while a barrier operation is pending (Applicant's claims 3 and 7) (Karp Abstract; column 1, lines 1-20 and 41-47; and columns 1-2, lines 66-18).
 - b. Wherein said controller includes means for allowing data returned by a speculatively issued load request to be utilized by said processor only when an acknowledgment is received from all barrier operations pending when said load was issued (Applicant's claims 4 and 8) (Karp Abstract; column 1, lines 1-20 and 41-47; and columns 1-2, lines 66-18).
 - c. Wherein said memory access request is a load request and further including the step of speculatively issuing said load request while a barrier operation is pending (Applicant's claim 10) (Karp Abstract; column 1, lines 12-20 and 41-47; and columns 1-2, lines 66-18).
 - d. The step of forwarding data returned by said speculatively issued load request to a register or execution unit of said processor, when an acknowledgment is received for said barrier operation (Applicant's claim 11) (Karp Abstract; column 1, lines 12-20 and 41-47; and columns 1-2, lines 66-18).
- 14. It is known in the art and taught in Morris that executing instructions out-of-order is a common technique to improve processor efficiency. Karp has also taught out-of-order execution

improves processor efficiency by improving memory latency. However, barrier operations decrease the efficiency of processor, since they prevent instructions from executing until the current batch has completed, ensuring program order. Karp has taught speculative issuing of load instructions also improves processor efficiency by improving memory latency and ensures that data that is currently needed for execution is not displaced (Karp column 1, lines 41-60 and columns 1-2, lines 66-18). It would have been obvious to speculatively issue load instruction, as taught by Karp, because speculative loads increase a processor's efficiency by decreasing memory latency associated with fetching data from memory (Karp column 1, lines 11-20). Therefore, it would have been obvious to a person of ordinary skill in the art at the time this invention was made to incorporate the speculatively issued load instruction of Karp in the device of Morris to decrease memory latency and increase processor speed.

Conclusion

- 15. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure as follows. Applicant is reminded that in amending in response to a rejection of claims, the patentable novelty must be clearly shown in view of the state of the art disclosed by the references cited and the objections made. Applicant must also show how the amendments avoid such references and objections. See 37 CFR § 1.111(c).
 - Heidelberger et al., U.S. Patent Number 5,611,070, has taught a write/load cache a. protocol for maintaining cache coherency and performing barrier synchronization.
 - b. Gupta et al., U.S. Patent Number 5,802,374, has taught barrier synchronization.
 - Sproull, U.S. Patent Number 6,038,646, has taught barrier instructions with C. regards to a system with read and write paths.

- d. Morris et al., U.S. Patent Number 6,286,095, has taught a system that ensures load and store operations execute in program order.
- 16. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Aimee J Li whose telephone number is (703) 305-7596. The examiner can normally be reached on M-T 7:30am-5:00pm.
- 17. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (703) 305-9712. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 746-7239 for regular communications and (703) 746-7238 for After Final communications.
- 18. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

Aimee J. Li Examiner Art Unit 2183

May 5, 2003

EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100